The Extended Branch Serial Driver (EBSD) has been developed to provide a serial extension of the present CAMAC Multi-Crate Branch Highway System. This serial driver provides an interface to the NIM proposed CAMAC Multi-Crate Serial Highway System using an existing Branch Highway and Driver configuration. The EBSD can be operated in either a bit serial or a byte serial mode.
Introduction
While the CAMAC Branch Highway System has been used quite extensively in the experimental areas at FERMILAB, the evolution of the new CAMAC Serial Highway renders new application possibilities in the area of experimental data acquisition and monitoring. The proposed CAMAC Serial System Description (TID-26488/ A&E#2) specifies the standards to be followed in the implementation of It should be noted that loading the Command Register with a serial write command does not initiate a serial transmission.
After a serial message transmission has been initiated, the EBSD will transmit a fixed number of SPACE bytes to the Serial Highway to enable the addressed crate and module to return the required reply message. The receipt of a reply message by the EBSD will be acknowledged by either the generation of a LAM, if the RDY bit of the LAM register has not been masked, or else by reading the status of the LAM register (see Table 2 ).
Serial read data is retrieved by performing a F(0)'A(0) operation on the EBSD after a reply message has been received. The serial X and Q signals are translated to the dataway X and Q lines while performing this read operation. The serial X and Q signals for non-read operations are retrieved by performing a F(l)'A(0) operation on Status #1 Register of the EBSD. Programved utilization of the Serial Highway usually involves the transmission of a serial message and a wait for the receipt of a reply message before the transmission of a new serial message is initiated. Any attempts to write the Data or the Command Registers while the transmitter is busy will not be allowed and a Q=0 response will be returned by the EBSD. If a time of one millisecond elapses between the start of a serial message transmission and the receipt of a reply message, the TIMEOUT signal is asserted which sets the TMO bit of the LAM register. Any reply message received after TIMEOUT has been asserted will be ignor-d.
A Q-Scan mode for read operations can be performed if the MR bit of the Command Register is set to "1". If the MQ bit of this same register has been cleared (equal to "0"), an F(0)'A(q) command to the EBSD will cause another serial message to be transmitted using the same serial Command Register values that were used for the previous serial message. If MQ=1, the new serial message will have the value of SA, and possibly the value of SN, will be changed depending on the status of the SQ signal from the previous serial operation. If SQ=l for the previous operation, the value of SA will be incremented. Had SQ=O for the last serial operation, then SA will be reset and the value of SN will be incremented for the new serial message being generated. If the internal N-counter advances beyond N=32 in this mode, the crate address is cleared and any subsequent serial transmission with CRATE=0 will cause the ADNR bit of the LAM Register to be set upon receipt of the reply message.
In addition to the seven register used by the EBSD to control and communicate with the Serial Highway, there are four condition flags which can be tested by the computer for Q response to determine the operational status of the Serial Highway System. The identification of these four bits, along with their CAMAC test codes are shown in Table 3 .
If an unrecognized command message is received (Ml + M2 = 0), the unrecognized crate address is stored in the lower 6 bits of Status Register #1 and the upper 6 bits are cleared. 
